1.
Babu BK, Nanthini G. VLSI Implementation of Reconfigurable FFT Processor Using Vedic Mathematics. IARS INT RES J [Internet]. 2015 Aug. 29 [cited 2024 Nov. 22];5(2). Available from: https://researth.iars.info/index.php/curie/article/view/48