“VLSI Implementation of Reconfigurable FFT Processor Using Vedic Mathematics”, IARS INT RES J, vol. 5, no. 2, Aug. 2015, doi: 10.51611/iars.irj.v5i2.2015.48.