(1)
Babu, B. K.; Nanthini, G. VLSI Implementation of Reconfigurable FFT Processor Using Vedic Mathematics. IARS INT RES J 2015, 5 (2). https://doi.org/10.51611/iars.irj.v5i2.2015.48.