[1]
Babu, B.K. and Nanthini, G. 2015. VLSI Implementation of Reconfigurable FFT Processor Using Vedic Mathematics. IARS’ International Research Journal. 5, 2 (Aug. 2015). DOI:https://doi.org/10.51611/iars.irj.v5i2.2015.48.